收藏本站
W631GG6KB
8.13.2.6 Burst Read Operation followed by a Precharge
The minimum external Read command to Precharge command spacing to the same bank is equal to AL + t RTP with t RTP being the Internal Read
Command to Precharge Command Delay. Note that the minimum ACT to PRE timing, t RAS.MIN must be satisfied as well. The minimum value for the
Internal Read Command to Precharge Command Delay is given by t RTP.MIN = max(4 × nCK, 7.5 nS). A new bank active command may be issued to the
same bank if the following two conditions are satisfied simultaneously:
1. The minimum RAS precharge time (t RP.MIN ) has been satisfied from the clock at which the precharge begins.
2. The minimum RAS cycle time (t RC.MIN ) from the previous bank activation has been satisfied.
Examples of Read commands followed by Precharge are show in Figure 38 and Figure 39.
T0
T1
T2
T3
T4
T5
T6
T7
T8
T9
T10
T11
T12
T13
T14
T15
CK#
CK
Command
NOP
READ
NOP
NOP
NOP
PRE
NOP
NOP
NOP
NOP
NOP
NOP
NOP
NOP
ACT
NOP
Address
Bank a,
Col n
t RTP
Bank a,
(or all)
t RP
Bank a,
Row b
RL = AL + CL = 9
DQS, DQS#
BL4 Operation:
DQ
Dout
n
Dout
n+1
Dout
n+2
Dout
n+3
DQS, DQS#
BL8 Operation:
DQ
Dout
n
Dout
n+1
Dout
n+2
Dout
n+3
Dout
n+4
Dout
n+5
Dout
n+6
Dout
n+7
NOTES: 1. RL = 9 (CL = 9, AL = 0)
2. Dout n = data-out from column n.
3. NOP commands are shown for ease of illustration; other commands may be valid at these times.
4. The example assumes t RAS.MIN is satisfied at Precharge command time (T5) and that t RC.MIN is satisfied at the next Active command time (T14).
TRANSITIONING DATA
DON'T CARE
Figure 38 – READ to PRECHARGE (RL = 9, AL = 0, CL = 9, t RTP = 4, t RP = 9)
Publication Release Date: Dec. 09, 2013
Revision A05
- 54 -
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
W9412G6IH-5 IC DDR-400 SDRAM 128MB 66TSSOPII
W9412G6JH-5I IC DDR SDRAM 128MBIT 66TSOPII
W9425G6EH-5 IC DDR-400 SDRAM 256MB 66TSSOPII
W9425G6JH-5I IC DDR SDRAM 256MBIT 66TSOPII
W947D2HBJX5E IC LPDDR SDRAM 128MBIT 90VFBGA
W948D2FBJX5E IC LPDDR SDRAM 256MBIT 90VFBGA
W949D2CBJX5E IC LPDDR SDRAM 512MBIT 90VFBGA
W971GG6JB25I IC DDR2 SDRAM 1GBIT 84WBGA
相关代理商/技术参数
W631GG8KB-11 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 1GBIT 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 1GBIT 78WBGA
W631GG8KB-12 制造商:Winbond Electronics Corp 功能描述:DRAM Chip DDR3 SDRAM 1G-Bit 128Mx8 1.5V 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 1GBIT 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 1GBIT 78WBGA
W631GG8KB-15 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 1GBIT 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 1GBIT 78WBGA
W632 制造商:LUMINIS 制造商全称:LUMINIS 功能描述:Wall mount
W632GG6KB-11 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 2GBIT 96WBGA
W632GG8KB-11 制造商:Winbond Electronics Corp 功能描述:IC DDR3 SDRAM 2GBIT 78WBGA
W634 制造商:LUMINIS 制造商全称:LUMINIS 功能描述:Wall mount
W638 制造商:LUMINIS 制造商全称:LUMINIS 功能描述:Wall mount